BIT ERROR NOTIFICATION AND ESTIMATION IN REDUNDANT SUCCESSIVE-APPROXIMATION ADC
نویسندگان
چکیده
منابع مشابه
A Low-Power, Small-Size 10-Bit Successive-Approximation ADC
A new Successive-Approximation ADC (Analog-toDigital Converter) was designed which not only consumes little power, but also requires a small chip area. To achieve those goals, both comparator and internal DAC (Digital-to-Analog Converter) have been improved. The ADC was designed in a 1.2 μm CMOS double-poly double-metal n-well process. It performs 10-bit conversion with 67 dB SFDR. Power consum...
متن کامل1.8V 0.18µm CMOS Novel Successive Approximation ADC
With the increased sophistication of System-on-Chip (SOC) architectures comes an increased need for low power Analog to Digital converters. These converters have many uses including Built-in-Self-Test (BIST) applications. In this paper, we present a novel Successive Approximation ADC. We show how one can utilize an existing DAC structure on an SOC to realize an effective Analog-to-Digital conve...
متن کاملAn 8-bit 800- μħbox W 1.23-MS/s Successive Approximation ADC in SOI CMOS
We report on an 8-bit successive approximation analog-to-digital converter (SA-ADC) that was designed and fabricated in 0.5m silicon on sapphire CMOS technology. The SA-ADC is capable of 32-MHz operation, providing 1.23-MS/s conversion rates, and consumes 800 W at 3.3-V supply. The lack of substrate parasitic capacitances enables the use of small-area capacitors and reduces the noise coupling t...
متن کاملA 10-bit 100-kS/s Successive Approximation Register ADC with improved Split Capacitor-based DAC
A 10-bit 100-kS/s successive approximation register (SAR) analogto-digital converter (ADC) with rail-to-rail input range is proposed for a low power sensor interface. It consists of a time-domain comparator, a split capacitor-based digital-to-analog converter (SC-DAC) and a SAR logic. The time-domain comparator with an offset calibration technique is used to achieve a resolution of 10-bit. To r...
متن کاملImplemented 5-bit 125-MS/s Successive Approximation Register ADC on FPGA
Implemented 5-bit 125-MS/s successive approximation register (SAR) analog to digital converter (ADC) on FPGA is presented in this paper.The design and modeling of a high performance SAR analog to digital converter are based on monotonic capacitor switching procedure algorithm .Spartan 3 FPGA is chosen for implementing SAR analog to digital converter algorithm. SAR VHDL program writes in Xilinx ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska
سال: 2020
ISSN: 2391-6761,2083-0157
DOI: 10.35784/iapgos.2225